Ye, Rose and Lewis [4]studied the effects of coarse grained logic cells and routingresources for datapath circuits, also using VPR. ... Lewis, “Architecture of datapath-oriented coarse-grain logic and routing for FPGAs,” inCICC ’03: Proceedings of
Rose, and D. Lewis, “Architecture ofDatapath-Oriented Coarse-Grain Logic and Routingfor FPGAs,” inProceedings of the IEEE Custom Inte-grated Circuits Conference (CICC), 2003, pp.
Lewis, “Architecture of datapath-orientedcoarse-grain logic and routing for FPGAs,” in Proceedings ofIEEE Custom Integrated Circuits Conference (CICC ’03), pp.61–64, San Jose, Calif, USA, September 2003.
Lewis. DP-FPGA: An FPGAarchitecture optimized for datapaths. In Int. Conf. onVLSI Design, pages 329–343, 1996. ... Ye, J. Rose, and D. Lewis. Architecture ofdatapath-oriented coarse-grain logic and routing forFPGAs.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 12, DECEMBER 2011 2229. An Analytical Model Relating FPGA Architecture toLogic Density and Depth. Joydip Das, Andrew Lam, Steven J. E. Wilton, Senior Member, IEEE, Philip
A performance adequate computational modelfor auditory localization. Wing ChungSystems Engineering and Design Automation Laboratory, Department of Electrical and InformationEngineering, University of Sydney, Sydney 2006, Australia. Simon Carlilea).